The advantages of moving from a VHDL to a UVM testbench